Two 45 minute interviews. One interviewer asked about circuit design(digital, analog) and the other asked about test(Verilog). The first interviewer asked questions about timing, metastability, how to generate a pulse signal. The second interviewer showed me a memory and a testbench, let me draw some input and output waveform and write verilog program for the testbench.