1 screening - 5 onsite rounds. Tested on system verilog Write fifo logic code. Basics of UVM Design questions like counter FSM and pipelining questions Verilog questions on execution of the code Determine output for a snippet code in verilog Previous bugs determined in your project