Walk in interview (Technical discussion) Synthesis, floorplan, placement, CTS , routing physical verification and static timing analysis Difference between Uncertainty and zitter. Clock latency clock skew Issues while doing synthesis Issues during design rule check Issues during Antenna check