ASIC Design Flow steps
Anónimo
chi design specification - architecture specifications - RTL Design - functional Verification - logic synthesis / timing verification - gate level netlist - logic level verification - floor planning / place and route - physical layout - layout verification - implementation