Pregunta de entrevista de NXP Semiconductors

power optimizations from RTL level view, clock gating experience.