Pregunta de entrevista de Samsung Cambridge Solution Centre

Using Karnaugh maps, design a 4-bit full adder using logic gates