Pregunta de entrevista de Synopsys
What is Continuous Assignment in verilog?
Respuesta de la entrevista
Anónimo
26 abr 2024
Continuous Assignment is a way to continuously assign values to a wire or reg in Verilog. It is typically used for describing combinational logic and is specified using the assigned keyword.